Skip to Content
XSEDE
Education & Outreach Blog
Sign In
Navigation
Home
About
What We Do
How to Acknowledge XSEDE
Archives
XSEDE Impact
Science Successes
Partner Institutions & Leaders
User Advisory Committee
XSEDE Advisory Board
Partnerships
XSEDE Federation
Operations
Security
Logos
Industry Challenge Program
Publications
Project Documents
User Services
Getting Started Guide
Resources
User News
Allocations
Active Allocations
Extended Collaborative Support Services
ECSS Projects
ECSS Workflows
ECSS Symposium
ECSS Success Stories
ECSS Affiliates
Documentation
User Guides
Usage Policies
Training
Get Help
User Portal
Education & Outreach
Education & Outreach Blog
Curriculum and Educator Programs
Campus Champions
Current Champions
Student Champions
Regional Champions
Domain Champions
Fellows Program
Training
XSEDE Scholars Program
XSP Course Materials
Cyberinfrastructure Integration
Resource Integration
Software and Service Integration
Student Engagement
Educational Resources
Broadening Participation
K-12 Resources
Resources
High Performance Computing
High Throughput Computing
Visualization
Storage
Testbeds
Networking
Software
SU Converter
Gateways
Gateways Listing
Principal Investigators
For Developers
Gateways Symposium
Gateway Applications
Technology Database
Breadcrumbs
XSEDE
Education & Outreach
Education & Outreach Blog
performance
Education and Outreach Blog
Entries with tag
performance
.
SDSC to Double ‘Comet’ Supercomputer’s Graphic Processor Count
5/11/17 8:08 PM
The San Diego Supercomputer Center (SDSC) at the University of California San Diego has been granted a supplemental award from the National Science Foundation (NSF) to double the number of graphic processing units, or GPUs, on its petascale-level Comet supercomputer in direct response to growing demand for GPU computing across a wide range of research domains. Under the supplemental NSF...
Read More
About SDSC to Double ‘Comet’ Supercomputer’s Graphic Processor Count
»
Call for Papers: The 13th Workshop on High-Performance, Power-Aware Computing in conjunction with IPDPS 2017 - Deadline: January 29, 2017
1/24/17 9:00 PM
Power and energy are now recognized as first-order constraints in high-performance computing. Optimizing performance under power and energy bounds requires coordination across not only the software stack (compilers, operating and runtime systems, job schedulers) but also coordination with cooling systems and outwards to electrical suppliers. As we continue to move towards...
Read More
About Call for Papers: The 13th Workshop on High-Performance, Power-Aware Computing in conjunction with IPDPS 2017 - Deadline: January 29, 2017
»
Superior Performance Commits Kyoto University to CPUs Over GPUs
8/8/16 8:23 PM
The Kyoto University Graduate School of Medicine determined that a dual-socket Intel Xeon E5-2699v3 (Haswell architecture) chipset delivers better performance than an NVIDIA K40 GPU using 16-bit arithmetic (which doubles GPU performance) when training deep learning neural networks for computational drug discovery using the Theano framework. Theano is a Python library that lets researchers...
Read More
About Superior Performance Commits Kyoto University to CPUs Over GPUs
»
RSS
(Opens New Window)
Showing 3 results.